High-Level Synthesis Algorithms for Power and Temperature Minimization

نویسندگان

  • Li Shang
  • Robert P. Dick
  • Niraj K. Jha
چکیده

Increasing digital system complexity and integration density motivate automation of the integrated circuit design process. High-level synthesis is a promising method of increasing designer productivity. Continued process scaling and increasing integration density result in increased power consumption, power density, and temperature. High-level synthesis for integrated circuit (IC) power and thermal optimization has been an active research area in the recent past. This chapter explains the challenges power and temperature optimization pose for high-level synthesis researchers and summarizes research progress to date.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Behavioral level dual-vth design for reduced leakage power with thermal awareness

Dual-Vth design is an effective leakage power reduction technique at behavioral synthesis level. It allows designers to replace modules on non-critical path with the highVth implementation. However, the existing constructive algorithms fail to find the optimal solution due to the complexity of the problem and do not consider the on-chip temperature variation. In this paper, we propose a two-sta...

متن کامل

Design of Framework for Logic Synthesis Engine

Logic synthesis is a novel architectural concept used for converting a high level description of logic circuit into optimized gate level description. The method ranges from transforming a RTL description to producing an optimized netlist. Logic minimization plays an important role in optimization of logic synthesis. This optimization is done through the function minimization through different e...

متن کامل

Techniques for Power-Aware Hardware Synthesis from Concurrent Action Oriented Specifications

Specification of a concurrent system using CAOS (Concurrent Action Oriented Specifications) (CAOS) as illustrated by Bluespec Inc.’s Bluespec System Verilog provides a high abstraction level, effective concurrency management through atomicity, and powerful compilation to efficient RTL hardware. In this paper, we present two algorithms that make CAOS to RTL synthesis power-aware and produce RTL ...

متن کامل

Peak Power Minimization Through Datapath Scheduling

In this paper, we describe new integer linear programming models and algorithms for datapath scheduling that aim at minimizing peak power while maintaining performance. The first algorithm, MVDFC combines both multiple supply voltages and dynamic frequency clocking for peak power reduction, while the second algorithm, MVMC explores multiple supply voltages and multicycling. The algorithms use t...

متن کامل

Transient power minimization through datapath scheduling in multiple supply voltage environment

In designs for battery driven portable applications, the reduction of peak power, peak power differential, average power and energy are equally important. In [1], a parameter called ”cycle power pro£le function” is de£ned that captures the above power parameters and a heuristic algorithm is proposed using multiple voltages and dynamic clocking for its minimization. In this paper, we rede£ne the...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2013